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The increasing power of current computers enables one to solve
more and more complex problems. This, therefore, requires to perform
a high number of floating-point operations, each one leading to a round-
o↵ error. Because of round-o↵ error propagation, some problems must
be solved with a longer floating-point format.
As Exascale computing (1018 operations per second) is likely to
be reached within a decade, getting accurate results in floating-point
arithmetic on such computers will be a challenge. However, another
challenge will be the reproducibility of the results – meaning getting
a bitwise identical floating-point result from multiple runs of the same
code – due to non-associativity of floating-point operations and dy-
namic scheduling on parallel computers.
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Reproducibility is becoming so important that Intel proposed a
“Conditional Numerical Reproducibility” (CNR) in its MKL (Math
Kernel Library). However, CNR is slow and does not give any guar-
antee concerning the accuracy of the result. Recently, Demmel and
Nguyen [1] proposed an algorithm for reproducible summation. Even
though their algorithm is fast, no information is given on the accuracy.
More recently, we introduced [2] an approach to compute determin-
istic sums of floating-point numbers e ciently and with the best pos-
sible accuracy. Our multi-level algorithm consists of two main stages:
filtering that relies upon fast vectorized floating-point expansions; ac-
cumulation which is based on superaccumulators in a high-radix carry-
save representation. We presented implementations on recent Intel
desktop and server processors, on Intel Xeon Phi accelerator, and on
both AMD and NVIDIA GPUs. We showed that the numerical repro-
ducibility and bit-perfect accuracy can be achieved at no additional
cost for large sums that have dynamic ranges of up to 90 orders of
magnitude by leveraging arithmetic units that are left underused by
standard reduction algorithms.
In this talk, we will present a reproducible and accurate (rounding
to the nearest) algorithm for the product of two floating-point matrices
in parallel environments like GPU and Xeon Phi. This algorithm is
based on the DGEMM implementation. We will show that the perfor-
mance of our algorithm is comparable with the classic DGEMM.
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